



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/648,090	08/26/2003	Declan McDonagh	5646-113	2780
20792	7590	12/13/2004	EXAMINER	
MYERS BIGEL SIBLEY & SAJOVEC			NGUYEN, MINH T	
PO BOX 37428			ART UNIT	
RALEIGH, NC 27627			PAPER NUMBER	
			2816	

DATE MAILED: 12/13/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/648,090

Applicant(s)

MCDONAGH ET AL.

Examiner

Minh Nguyen

Art Unit

2816

JW

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 September 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 12-22 is/are allowed.
- 6) ☒ Claim(s) 1-5, 23 and 24 is/are rejected.
- 7) ☒ Claim(s) 6-11 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 27 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 8/13/04, 9/11/03, 8/27/03
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Applicants' response to the restriction requirement filed on 9/17/04 with traverse is acknowledge. In view of the reconsideration, the restriction is withdrawn. The following is a detailed Office action of claims 1-24.

Claim Objections

2. Claims 10 and 21 are objected to because of the following informalities:

In claim 10, lines 3-4, "the voltage-controlled oscillator" should be changed to -- a voltage-controlled oscillator in the internal clock signal generator -- to avoid potential antecedent basis problem.

In claim 21, line 9, "selected skew signal" should be changed to -- skew signal -- for consistency, see line 4.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-5 and 23-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,392,462, issued to Ebuchi et al. in view of US Patent No. 6,794,912, issued to Hirata et al.

As per claim 1, Ebuchi discloses a clock generator having a clock driver (Fig. 11) therein that supports generation of a plurality of output clock signals (PH1, ..., PH10) having different frequencies (col. 13, lines 53-57, also see Fig. 25) in a range between 1 and $1/N$ times a frequency of an internal clock signal (shown in Fig. 11, $N=1, 2, 4$ and 8) and full-period programmable skew characteristics (using select signals PHSEL[0:3] and DIVSEL[0:1] to program the phase difference. Figs. 13-23 show possible combination which can be programmed to obtain 1ns, 2ns, ...phase difference), where N is a positive integer greater than one (shown in Fig. 11, $N=1, 2, 4$ and 8). Ebuchi does not explicitly disclose the clock generator is implemented in an integrated chip as called for in the claim.

Hirata discloses a clock generator (Fig. 1) for generating a multiphase clock signals wherein the clock generator is implemented in an integrated circuit (col. 6, lines 2-3). As notoriously well-known by an average person skilled in the art, a circuit which is integrated in a semiconductor chip is more reliable than a circuit which uses discrete components.

It would have been obvious to one skilled in the art at the time of the invention was made to implement the Ebuchi's clock generator in an integrated circuit as taught by Hirata for the motivation discussed herein above, i.e., increase the reliability.

As per claim 2, the recited internal clock generator reads on the PLL circuit 100.

As per claim 3, Ebuchi discloses a clock generator which is configured to support generation of divide-by- N clock signal having full-period programmable skew characteristics as

Art Unit: 2816

discussed in claim 2 that is stepped in $N \times M$ time units (shown in Fig. 3, the number of inverters in the VCO is 10) and Figs. 13-23 (1ns, 2ns, 4ns and 8ns) wherein the number of time units are adjustable by selectors and switching circuits 800, 900, 610 and 710. He further explicitly disclose any combination of phase difference and frequency ratio can be implemented using his teaching (col. 16, lines 35-39).

He does not explicitly disclose the duration must be $1/M$ times a period of the internal clock signal where $M > 8$ as called for in the claim.

However, as ruled by the Court that when the general condition is met, it is not inventive to vary the range of the variables. In this instant case, Ebuchi teaches several embodiments and clearly suggests that any combination of phase difference and frequency ratio can be implemented using his teaching. Varying the parameter M such that M greater than eight is not seen as an inventive feature.

It would have been obvious to one skilled in the art at the time of the invention was made to vary the M parameter to obtain the recited combination of phase difference and frequency ratio. An artisan would be motivated to modify the Ebuchi's clock generator when there is an application which requires a particular phase difference and frequency ratio of the clock signals.

As per claim 4, this claim is rejected for the same reasons and motivation discussed in claim 3, i.e., varying M parameter to any number which satisfies a product of $C \times F$ to obtain a specific combination of phase difference and frequency ratio of the output clock signals is well within the level of one skilled in the art.

As per claim 5, Ebuchi discloses a clock generator as discussed in claim 3 wherein the internal clock signal generator is a single ended VCO having 10 stages instead of a differential VCO having five stages as called for in the claim.

Hirata discloses a clock generator (Fig. 1) wherein the internal clock signal generator is a differential VCO (Fig. 3).

It would have been obvious to one skilled in the art at the time of the invention was made to replace the Ebuchi's single ended VCO having 10 stages by the Hirata's differential VCO having five stages. The motivation would be to reduce the number of stages.

As per claim 23, this claim is rejected for the same reasons and motivation discussed in claim 1. The recited limitation at least two-thirds period programmable skew characteristics is met because the Ebuchi's driver has a full-period programmable skew characteristics.

As per claim 24, this claim is rejected for the same reasons and motivation discussed in claim 1. Ebuchi does not explicitly disclose the frequency range is between $1/N$ and $1/2N$ where $N \geq 4$. However, varying the range is seen as an obvious modification for the reasons and motivation discussed in claim 2 herein above.

Allowable Subject Matter

4. Claims 6-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim 6 is allowable because the prior art of record fails to disclose or suggest the inclusion of a synchronization unit responsive to the first skew signal.

Art Unit: 2816

Claims 7-10 are allowable for the same reason noted in claim 6.

Claim 11 is allowable because the prior art of record fails to disclose or suggest the inclusion of a one-of-N select circuit in response to a time unit position signal in addition to a divide-by-N clock generator.

5. Claims 12-22 are allowed.

Claims 12-21 are allowed for the same reason noted in claim 6 as recited in independent claims 12, 19 and 21.

Claim 22 is allowed because the prior art of record fails to disclose or suggest the inclusion of means for generating a skew signal having the structure shown in Fig. 2A or Fig. 3A.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Nguyen whose telephone number is **571-272-1748**. The examiner can normally be reached on Monday, Tuesday, Thursday, Friday 7:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2816

system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



12/10/04

Minh Nguyen
Primary Examiner
Art Unit 2816